搜索资源列表
Virtex_II_Pro_LINUX
- 在XILINX Virtex-II Pro Development Board开发板上移植LINUX系统-Porting MontaVista Linux to the XUP Virtex-II Pro Development Board
Xilinx
- Xilinx可编程逻辑器件的高级应用与设计技巧 全面介绍Xilinx的CoolRunnerII Spartan-3 Virtex-II VirtexII pro等器件的结构特性,以及ISE6及其辅助设计工具。 -Xilinx programmable logic devices and design techniques for advanced applications a comprehensive introduction to Xilinx s CoolRunnerII Sparta
soc-OverviewProcessors.pdf
- 几款处理器相互比较,包括EXCALIBUR LEON MICROBLAZE NIOS OPENRISC VIRTEX II PRO(powerpc)-OVERVIEW-EXCALIBUR LEON MICROBLAZE NIOS OPENRISC VIRTEX II PRO(powerpc)
wtut_sc
- DCM includes a clock delay locked loop used to minimize clock skew for Spartan-3, Virtex-II, Virtex-II Pro, and Virtex-II Pro X devices. DCM synchronizes the clock signal at the feedback clock input (CLKFB) to the clock signal at the input clock
FPGA_DSP
- Virtex-II Pro _ Virtex-II Pro X 完整数据手册(包含全部4个模块);XtremeDSP开发套件Pro用户指南;及如何利用ML300 Virtex-II Pro开发系统着手开始搭建系统。-Virtex-II Pro _ Virtex-II Pro X Full Data Sheet (includes all four modules) XtremeDSP Development Kit Pro User Guide and how to use the ML30
VHDL_RAM
- Virtex II pro RAM memory
VHDL_UART
- Virtex II pro UART RS232
VHDL_VGA
- Virtex II pro VGA control
Advanced-Xilinx-FPGA
- Advanced Xilinx FPGA Design with ISE Objectives Describe Virtex™ -II advanced architectural features and how they can be used to improve performance • Create and integrate cores into your design flow using the CORE Generator™
Xilinx_question
- :ISE5.1i是Xilinx推出的具有ASIC-strength的设计工具,它充分发掘了VirtexⅡPro系列芯片的潜力;Virtex-II Pro 系列芯片的密度是从40,000门到8,000,000门。同4.1i相比,设计人员在编译时所花的时间得到了成倍提高(从100,000/min增加到200,000门/min)并且在器件速度上增加了40 。-: ISE5.1i is a Xilinx introduced a ASIC-strength design tools, which ful
GeneratingFPGA-AcceleratedDFTLibraries
- 关于DFT的文章,应用FPGA实现傅立叶变换。-Abstract—We present a domain-specific approach to generate high-performance hardware-software partitioned implementations of the discrete Fourier transform (DFT). The partitioning strategy is a heuristic based on the DFT
xapp224datarecovery
- Data recovery allows a receiver to extract embedded clock data from an incoming data stream. The receiver usually extracts the data from the incoming clock/data stream and then moves this data into a separate clock domain. Sometimes, the receiver
humanpong
- 我们的目标是建立一个人力乒乓球比赛的FPGA板(Xilinx公司的Virtex-II Pro的XC2VP30与的Digilent公司VDEC1的视频解码器)。-Our group objective is to build a Human Pong game on an FPGA board (Xilinx Virtex-II Pro XC2VP30 with the Digilent VDEC1 Video Decoder).
StopWatch
- 在Modelsim6.3c中编码,与Virtex-II Pro开发板连接实现秒表功能-In Modelsim6.3c encoding, and Virtex-II Pro development board to achieve a stopwatch function
PipelineCPU
- 设计一个32位流水线MIPS微处理器,具体要求如下: 1. 至少运行下列MIPS32指令。 ①算术运算指令:ADD、ADDU、SUB、SUBU、ADDI、ADDIU。 ②逻辑运算指令:AND、OR、NOR、XOR、ANDI、ORI、XORI、SLT、SLTU、SLTI、SLTIU。 ③移位指令:SLL、SLLV、SRL、SRLV、SRA。 ④条件分支指令:BEQ、BNE、BGEZ、BGTZ、BLEZ、BLTZ。 ⑤无条件跳转指令:J、JR。 ⑥数据传送指令:LW、SW
wenbenxianshi
- 用modelsim和ise开发文本显示系统。包括键盘PS2输入,SVGA视频同步,RGB处理,作者姓名显示,光标发生,图片动态显示。采用XUP Virtex-II Pro开发系统。-With modelsim and ise development text display system.Including the PS2 keyboard input, SVGA video synchronization, RGB, author name, according to the cursor,